

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/654,367	09/01/2000	Peter B. Gillingham	2037.1005-002	8231
21005 75	590 07/07/2006		EXAMINER	
HAMILTON, BROOK, SMITH & REYNOLDS, P.C.			TRAN, ANDREW Q	
530 VIRGINIA ROAD P.O. BOX 9133		ART UNIT	PAPER NUMBER	
CONCORD, M	1A 01742-9133		2824	
			DATE MAILED: 07/07/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

Paper No(s)/Mail Date _

6) Other:

Art Unit: 2824

DETAILED ACTION

Claim Objections

Claims 10-11, 13, 15-17 and 19 are objected to because of the following informalities:

In claim 10, line 8, "the" (3rd occurrence) should be changed to --a--;

In claim 11, line 4, "a" should be changed to --the--;

line 9, --.- (the period) should be added at the end of line;

In claim 13, line 2, "as" (both occurrence) should be deleted;

In claim 15, line 2, --data-- should be inserted before "voltage";

line 4, --;-- (the semicolon) should be added at the end of line;

line 8, "the" should be changed to --a--;

line 10, "the" should be changed to --a--;

In claim 16, line 1, --the-- should be inserted before "switches" (1st occurrence):

In claim 17, line 1, --the-- should be inserted before "means";

line 7, "the" should be changed to --a--;

In claim 19, line 2, "as" should be deleted; and

line 3, "as" should be deleted.

Appropriate correction is required.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re*

Art Unit: 2824

Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 10-12 and 14-18 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 29, 32-33 and 39-41 of U.S. Patent No. RE 37,072. Although the conflicting claims are not identical, they are not patentably distinct from each other because the corresponding claims in the application and the patent both recite substantially the same method and/or apparatus of multi-level storage in a DRAM comprising, eg. dumping charge of a DRAM cell onto a sub-bitline to provide a sensing voltage; determining a first bit by comparing the sensing voltage to a first reference voltage; generating a second reference voltage responsive to the determined first bit; and determining an additional bit by comparing the sensing voltage to the second reference voltage.

Claims 10-12 and 14-18 are further rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 9-14 and 23-24 of U.S. Patent No. 5,612,912. Although the conflicting claims are not identical, they are not patentably distinct from each other because the application claims and the patent claims both recite substantially the same method and/or apparatus of multi-level storage in a DRAM comprising numerous steps as set forth above.

Claims 10-12 and 14-18 are also rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 8 and 9 of U.S. Patent No. 5,532,955. Although the conflicting claims are not identical, they are not patentably distinct from each other because the corresponding claims of the application and the patent both recite substantially the same method and/or apparatus of multi-level storage in a DRAM comprising steps and features explained above as an example.

Claim Rejections - 35 USC § 251

The reissue oath/declaration filed with this application is defective (see 37 CFR 1.175 and MPEP § 1414) because of the following:

The oath/declaration fails to state whether the inventor is a sole or joint inventor of the invention claimed as required by 37 CFR 1.63(a)(4).

Claims 10-19 are rejected as being based upon a defective reissue oath/declaration under 35 U.S.C. 251 as set forth above. See 37 CFR 1.175.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Gillingham (US Pat 5,903,511) describes a flexible DRAM array.

Yoshikawa (US Pat 5,933,366) describes a multistate memory device with reference bit lines.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Q. Tran whose telephone number is (571) 272-1885. The examiner can normally be reached on Mon - Fri 8:30 AM - 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard T. Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Andrew Q Tran Primary Examiner Art Unit 2824

at July 03, 2006